fdhwlib  2.0.25
Auger Hardware Register Model

Classes


Detailed Description

The hardware layer contains the address model of the FD electronic hardware.

The classes can be mainly devided in classes for first and second level trigger boards. Other classes in this group define the communication with the GPS Clock.